Error using a VHDL function inside package into a systemverilog module. Mixed VHDL – SystemVerilog -mixedsvvh example
I present the VHDL & SystemVerilog code, of a very simple example.
I present the VHDL & SystemVerilog code, of a very simple example.