I’m trying to write a simple frequency counter in Verilog and what I found is that if I try to copy my ‘counter’ register I get an error pop-up window saying “There’s a timing error in place and route report. Do you want to continue with the flow?” How to mitigate the issue?