(System Verilog) error: Type names are not valid expressions here internal error: I do not know how to elaborate this expression enter image description here
