Quite often I have to simulate a situation, where an input signal entering the FPGA is either heavily glitching, or just has very slow rise/fall times, which in the real design might result in metastability, and signal glitching. To clean the signal, I have designed a ‘debouncing’ module, which I use whenever such a situation happens, and I simulate my design using ideal behaviour of the signal.