I’m working with a Stratix V FPGA device and am trying to optimize the use of Adaptive Logic Modules (ALMs) to prioritize 4-input LUT (4LUT) configurations. According to the Stratix V Device Handbook, the ALM can operate in various modes, including Normal Mode, Arithmetic Mode, and Shared Arithmetic Mode, which can utilize 4LUTs for certain logic functions.