In FPGA, How to connect my IP core input and output with Bram correctly I use this HLS code to generate an IP core and bundle port:
