How to specify AUTO_TEMPLATE wild card for inputs and outputs separately? The common practice for auto instantiating a verilog module with wildcard is:
